As shown in the figure, PCI Express has three discrete logical layers: - Transaction Layer
- Data Link Layer
- Physical Layer
Each of these layers is divided into two sections: Transmit and Receive block
PCI Express Layering Diagram Model
DISCLAIMER
Verilog Course Team does not warrant or assume any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed. No warranty of any kind, implied, expressed or statutory, including to fitness for a particular purpose and freedom from computer virus, is given with respect to the contents of this blog or its hyper links to other Internet resources. Reference in this blog to any specific commercial products, processes, or services, or the use of any trade, firm or corporation name is for the information, and does not constitute endorsement, recommendation, or favoring.
No comments:
Post a Comment