This blog provides information/ideas about PCI Express Bus Protocol.

We changed!Check out our new look!

Tuesday, February 5, 2008

TRANSACTION LAYER

The Upper Layer of the architecture is the Transaction Layer. The main responsible of this layer is to begin the process of turning request or completion from device core into PCI Express transactions.

On the Transmit side, the transaction layer receives request or completion data from the core, and turns that information into out going PCI Express transaction.

On the Receive side the transaction layer accepts the incoming PCI Express transactions from its Data Link Layer.

Transaction Layer Model

Transaction Layer uses TLP-Transaction Layer Packet to communicate request and complete data into other PCI Express devices. Each TLP has a Header to identify the type of transaction. The Transaction Layer request device generates the TLP and completion device consumes the TLP. Transaction Layer has several other operations which include “Flow Control” and “Power Management”.

Header identifies the information for the transaction (types). PCI Express architecture defines four transaction types.

· Memory Transaction

· I/O Transaction

· Configuration Transaction

· Message Transaction

Where as DLP and ECRC (End to End CRC) are optional.



No comments:

DISCLAIMER

Verilog Course Team does not warrant or assume any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed. No warranty of any kind, implied, expressed or statutory, including to fitness for a particular purpose and freedom from computer virus, is given with respect to the contents of this blog or its hyper links to other Internet resources. Reference in this blog to any specific commercial products, processes, or services, or the use of any trade, firm or corporation name is for the information, and does not constitute endorsement, recommendation, or favoring.